Clera logo
Posted 3h ago•San Francisco

Senior Silicon Engineer

SeniorOn-site (San Francisco)Salary undisclosed
Required Skills
Python
Job Description

About the Role

Lead silicon design for an AI accelerator, guiding development from FPGA prototype through ASIC tapeout and bring-up. As a founding member of a small silicon team, you will set technical direction and collaborate with PCB, interconnect, software, and systems teams to deliver the accelerator.

What You'll Do

  • Develop and optimize FPGA prototypes, taking designs from specification to working hardware.

  • Design and review synthesizable RTL for the first ASIC, with a focus on clean microarchitecture.

  • Build and maintain lint, simulation, synthesis, timing, and verification flows for rapid iteration and tapeout readiness.

  • Make architecture decisions across compute datapaths, memory systems, on-chip interconnect, and control logic.

  • Drive design through tapeout, bring-up, and delivery milestones.

  • Help grow and mentor the silicon team.

What We're Looking For

  • At least 8 years of experience in digital design or silicon engineering, building RTL, FPGA prototypes, or ASICs.

  • Experience shipping synthesizable SystemVerilog or Verilog and taking FPGA designs

Similar Openings in Other

View all in category➔