Clera logo
Posted 3h ago•San Francisco

Senior Silicon Engineer

SeniorOn-site (San Francisco)Salary undisclosed
Required Skills
Python
Job Description

About the Role

Lead silicon design for an AI accelerator, taking designs from FPGA prototypes through ASIC tapeout and bring-up. As a senior member of a small hardware team, you will shape technical direction across architecture, RTL, verification, and tooling, working closely with PCB, interconnect, software, and systems teams.

What You'll Do

  • Lead FPGA prototype development and optimization, from design specifications through deployment on working hardware.

  • Design and review synthesizable RTL for an ASIC, with a focus on clean microarchitecture.

  • Build and improve lint, simulation, synthesis, timing, and verification flows for rapid iteration and tapeout readiness.

  • Make architecture decisions across compute datapaths, memory systems, on-chip interconnect, and control logic.

  • Drive design through tapeout, bring-up, and delivery milestones, contributing hands-on during critical periods.

  • Mentor teammates and help grow the silicon engineering team.

What We're Looking For

  • At least 8 years of experience in digital design or silicon engineering, building RTL, FPGA prototypes, or ASICs.

Similar Openings in Other

View all in category➔